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Abstract
Incredible achievements have been made in the field of organic electronics in small-
scale laboratory settings. A topic of increasing importance is the realization of the
potential for these technologies to be applied in an industrial setting. This is a de-
ceptively challenging process, considering that many of the procedures used to attain
exceptional results in a laboratory setting are not viable for translation to larger
scale fabrication efforts. Moreover, upscaling fabrication is further complicated by
the enormous barrier of entry due to the expensive equipment required to fabricate
organic electronics at larger scale as well as the exponentially greater quantity of
costly resources consumed in the fabrication process. Setting fully roll-to-roll pro-
cessing as the eventual target, this project aims to develop a platform for solution
processing, an important step in organic electronics fabrication, that could serve as an
intermediate between small-scale techniques typically utilized in a laboratory setting
and large-scale techniques found in industrial settings. The small-scale roll coater de-
veloped in this project fulfilled these aims, providing a platform to utilize previously
developed solution processing technologies such as the microslot writer at a variety of
speed and temperature conditions ranging from those typical in small-scale fabrica-
tion to those approaching what could be considered high throughput. Furthermore,
the roll coater provides the opportunity to scale down some fabrication techniques
typical of industrial fabrication settings, such as slot-die coating, such that they can
be evaluated without the requisite investments of large-scale production.
In order to test the capabilities of the roll coater, it was used in the solution pro-
cessing steps in the fabrication of organic field-effect transistors utilizing the organic
semiconductor material C8-BTBT. These transistors, fabricated on flexible Corning®
Willow® glass, were first fabricated under conditions that had already been shown
to produce high performance transistor devices in small-scale experiments. Further
transistor samples were fabricated with the use of much higher solution processing
speeds. All the samples were characterized and compared through the calculation of
their saturation mobility, threshold voltage, and yield. Comparing the mobility and
yield to values attained at a smaller scale showed the potential of the roll coater as
an implement in the upscaling of organic electronics fabrication techniques, but also
demonstrated that there are many improvements yet to be made.
For all my friends who believed in me -
- even when my confidence wavered.
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1.1 Fundamentals of Transistor Devices
Intrinsically, transistor devices function due to the unique properties of semiconduc-
tor materials. Namely, that their attributes can change from insulator-like to metal-
like depending on the physical and electrical conditions they are subjected to. The
most basic examples of semiconductor materials are so-called intrinsic semiconduc-
tors, which are semiconducting while in a pure composition. These materials resemble
insulators when at zero temperature because their valence bands are fully occupied;
however, at non-negligible temperature, the resistivity of semiconductor materials de-
creases such that their electrical properties more closely match those of metals [5].
Inorganic semiconductor materials, particularly silicon, are overwhelmingly common
in modern electronic devices. Intrinsic semiconductor materials are commonly doped
through the addition of impurities which introduce extra charge carriers in the mate-
rial and can drastically change the electronic properties of materials by several orders
of magnitude.
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Figure 1.1: The difference between n-type and p-type extrinsic semiconductors. Reproduced
with permission from [6]. Copyright (2009).
Doped semiconductor materials, which fall under the category of extrinsic semi-
conductors, are denoted as p-type or n-type depending on whether the excess charge
carriers are holes or electrons, respectively.
Transistor devices leverage the unique characteristics of semiconductor materials
in order to control the flow of current between two electrodes. While there are a num-
ber of ways to control current in this way, the most common type and the type which
is most relevant to this project is the field-effect transistor. In addition to a source
electrode where current is injected into the electrical device and a drain electrode
where it exits the device, a field-effect transistor has a gate electrode and sometimes
an additional body electrode which are used to apply a voltage on a dielectric layer
bordering the semiconductor material in the transistor. This voltage induces a trans-
2
Figure 1.2: A typical metal-oxide-semiconductor field-effect transistor. Reproduced with
permission from [7]. Copyright (2017).
verse electric field between the two electrodes in the transistor, which serves to either
augment or diminish the current across the transistor’s channel depending on the
type of charge carriers the device utilizes. In this way, a field-effect transistor can
amplify and switch signals passing through it depending on the voltage applied at
the gate electrode, making it supremely useful in multifarious contexts.
1.2 Organic Semiconductor Materials
In the relatively recent past, organic semiconductor materials have come to be seen
as a potential alternative to their inorganic counterparts. While organic semiconduc-
tor materials are unable to match the excellent electronic performance of inorganic
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semiconductor materials, in other ways they are significantly better. In particular,
their ease of processing is leagues ahead of inorganic materials. Where most in-
organic semiconductor materials require high temperature, high vacuum deposition
techniques in addition to advanced photolithography, some organic semiconductor
materials are soluble and can be solution processed under conditions relatively close
to those found ambiently in the laboratory [1]. In solution processing, the organic
semiconductor material is put in solution with an appropriate solvent and processed
onto a recipient substrate, resulting in a film of solution which evaporates to leave
behind a semiconducting film. Naturally, this is not the whole story when it comes
to solution processing. There are numerous methods by which a solution can be pro-
cessed, and many ways by which the conditions under which a solution is processed
can influence the properties of the resulting film. In order to write a high-quality film,
a particular material must be prepared in a suitable solution and matched with the
optimal writing conditions and methodology. Apart from their comparative ease of
processing, organic semiconductor materials also feature improved mechanical flexi-
bility than their inorganic counterparts. Finally, chemical processes can be harnessed
to alter the structure of organic semiconductor materials such that they best match
their intended application, although this falls more under the domain of chemistry.
Taking all these factors into consideration, organic semiconductor materials are suit-
able in many contexts, such as flexible displays and sensors.
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The theoretical basis for charge transport in organic semiconductor materials is
neither straightforward nor agreed upon. While organic semiconductor materials are
frequently labeled p-type or n-type in reference to the preferred charge carrier for
that material, these denotations are fundamentally different from those used in refer-
ence to inorganic semiconductor materials since organic materials are not doped. In
fact, the distinction between n-type and p-type for organic semiconductor materials
is not even indicative of the ability of the material to transport a certain type of
charge carrier, but rather speaks to the ease by which a carrier of that type can be
injected into the semiconductor material from a typical electrode [9]. One popular
theory purports that the behavior of charge carriers in organic semiconductor ma-
terials exhibits two disparate behaviors with heavy temperature dependence. In the
low temperature regime, the transportation of charge carriers is primarily band-like,
relying on purely quantum effects; however, at larger temperatures, charge transport
follows a hopping model reliant on the tunneling of charge carriers [2]. More recently,
this theory has come into question due to its disagreement with the experimental
observations. The inverse relationship between mobility and temperature would sug-
gest that the mobility of organic semiconductors is attributable to the scattering of
charge carriers caused by photons; however, this is contradicted by the fact that
the mean free path of charge carriers is on the order of the molecular crystal’s unit
cell. Therefore, the above behavior of charge carriers cannot be described by band
5
theory because the charge carriers cannot possibly be delocalized [8]. The hopping
portion of this model based on Marcus theory, suggested to be valid at higher tem-
peratures, is also found to be unsatisfactory. This model breaks down because of the
"intermediate coupling" situation found in organic semiconductors, where there are
several microscopic interactions with comparable energy scales. In order to use Mar-
cus theory, the intermolecular transfer energy, which governs "...extended electronic
states moving through the solid..." [2]. An alternative model suggests that the charge
transport scheme in organic semiconductor materials relies instead on transient local-
ization. The transient localization scheme for charge transport is based on the fact
that organic solids are typically held together by weak van der Waals forces. Due to
the weak forces binding the molecules together, low-frequency oscillations induced by
thermal effects within the organic semiconductor material can have large amplitudes.
These result in a severely uneven energy environment within the organic semicon-
ductor material, which interact with charge carriers [2]. So-called dynamic disorder
induced irregularities in the energy environment hinder the mobility of charge carri-
ers. Similar to the first theory presented, the transient localization scheme for charge
transport exhibits strong temperature dependence.
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1.3 Organic Field-Effect Transistors
Compared to inorganic field-effect transistors, organic field effect transistors (OFETs)
are different in their fabrication techniques and structures. It cannot be stressed
enough that to create high-performance transistor devices, all the materials must
work in harmony to extract the best characteristics from the organic semiconductor
material utilized. Once everything is put together, there are four typical OFET
architectures, as illustrated below in Fig. 1.3.
Figure 1.3: Typical organic field-effect transistor structures.
Each of these architectures has benefits and drawbacks and the optimal structure
for any given OFET is typically selected based on the organic semiconductor material
7
to be used, the fabrication procedure, and the intended application.
1.4 Roll-to-roll Processing
Significant achievements have been made in the pursuit of high-performance in small-
scale laboratory experiments; however, for these technologies to be seen in any real-
world technologies it must be feasible to realize them on a larger scale. The most
promising large-scale fabrication technique for organic electronics is roll-to-roll pro-
cessing, in which the individual fabrication stages for a particular electronic device
are arranged in an assembly line configuration. A large roll of flexible substrate ma-
terial is fed through these stages such that once a section of the substrate reaches
the end of the assembly line, the organic electronic devices are complete and ready to
characterize. Several fabrication techniques commonly used in roll-to-roll processing
are illustrated in Fig. 1.4 and Fig 1.5.
8
Figure 1.4: Some roll-to-roll processing techniques. Reproduced with permission from [10].
Copyright (2012).
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The process of scaling from small-scale fabrication procedures typically seen in lab-
oratories to roll-to-roll processing techniques more suitable to industrial applications
is nontrivial in ways that might not be immediately obvious. Some processes that are
excellent on a small scale in a laboratory setting, such as spin-coating, do not conform
to the needs of industrial-scale production [10]. Moreover, roll-to-roll processing is in-
credibly expensive, both in the upfront costs associated with the necessary equipment
as well as the proportionally greater amounts of materials necessary to operate roll-
to-roll scale equipment compared to similar bench top analogs. Due to these financial
hurdles, upscaling to roll-to-roll processing requires a great deal of consideration to
avoid potentially irrevocable financial mistakes. Thus, this project set out to create
an intermediary between familiar small-scale fabrication techniques and those imple-
mented in roll-to-roll processing, although this target was much closer to small-scale
techniques than to roll-to-roll processing. As an initial goal, it was decided that the
11
equipment designed should be able to replicate the results of small-scale fabrication
experiments but on larger, mechanically flexible substrates that were similar to those
which might be used in roll-to-roll processing settings. A secondary goal was ensuring
that the developed equipment could exceed the capabilities of existing equipment in
the laboratory.
2.2 Rotational Speed and Temperature
Control
The process of designing the new fabrication platform started from the ground up.
In moving from rigid to flexible substrates, a more traditional linear stage was re-
placed by a cylindrical-shaped rotational drum which was more suitable to these
flexible materials. The two main capabilities previously utilized were speed control
for the substrate relative to the film-writing implement and temperature control for
the substrate.
Speed control was the more straightforward of these two capabilities to enable
in the new design. The cylindrical drum that formed the substrate platform was
mounted on a horizontal axis between a sleeve bearing and a Huber 408 goniometer
illustrated in Fig. 2.1 below.
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Figure 2.1: Render of the Huber 408 goniometer used to provide rotational motion for the
roll coater.
Most of the design considerations that went into this portion of the roll coater
were there to enable efficient temperature control of substrates. To maximize the rate
at which the roll coater could be heated, the interior of the drum was made hollow
aside from the center where it connected to the axle. Kapton-based strip heaters were
mounted on the interior surface of the drum. An external heating controller was uti-
lized to enable the functioning of these heaters. In order to function, two connections
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were required between the drum of the roll coater and the heating controller, for a to-
tal of four wires. Two of these wires went to the four heating strips themselves, which
were connected in series. An additional two wires were required for a thermocouple
to monitor the temperature of the drum. This presented an issue, given that it is not
so straightforward to form electrical connections to components which are rotating at
high speeds. In order to overcome this challenge, a brushless slip ring was installed
on the far side of the axle from the rotational stage. This slip ring functions through
the use of liquid metal inside it, which allows for stable electrical signals when the
drum the roll coater, and consequently one side of the slip ring, rotates. Wires on
the stationary side of the slip ring connect through the slip ring to cables inside the
axle, such that they remain stationary relative to all the rotating components of the
roll coater. The thermocouple used to monitor temperature extends out of a hole in
the axle into a hole drilled in the rim of the roll coater.
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Figure 2.2: The interior of the roll coater’s drum was designed to suppress the spread of
heat.
While it was a priority to maximize the rate at which the writing surface on the
roll coater be able to be heated, it was also important to ensure components on the
roll coater such as the slip ring and goniometer did not overheat. Thus, steps were
taken to minimize the rate at which heat flowed towards these components. Metal
caps were mounted on the sides of the drum to help keep retain heat. Furthermore,
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holes were drilled in the center of the drum to slow down the flow of heat from the
rim to the axle. The spread of heat that did reach the axle was further slowed by the
axle itself, which is hollow and made of steel - a metal that conducts heat less readily
than aluminum.
2.3 Initial Deposition Capabilities
The initial benchmark this roll coater aimed to reach was a speed of 25 mm/s with
a temperature of 60 ◦C, conditions that previously led to good performing OFETs
when working with the organic semiconductor material C8-BTBT [11]. The base of
the roll coater reached these targets with ease. Importantly, the roll coater would be
useless without the capability to perform thin film depositions. While the roll coater
was designed to be flexible in terms of the deposition methods it would allow for, it
was initially designed with a microslot writer in mind. This writing implement writes
films through a meniscus generated at the end of a small slot located at the front
of the bottom side of the body of the coater. This slot is gravity fed by solution
placed in several channels leading to the slot. To best accommodate for the gravity
fed nature of the microslot writer, supporting stanchions were designed such that the
mount for the deposition implement would be located around the highest point on
the rotating drum at any given point, as illustrated in Fig. 2.3.
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Figure 2.3: The initial configuration of the roll coater featured the micoslot writer as the
only solution processing implement.
For increased simplicity, the mount was designed to support adjustment of the
microslot writer in the vertical and horizontal direction with respect to the rotating
drum, as it was assumed that the microslot writer would never need to be moved
forward or backwards. The mount for the microslot writer was attached to a sliding
carriage on a crossbar with the capability to move horizontally thanks to an adjustable
thumb screw. Vertical adjustment, which is significantly more important than hori-
zontal adjustment as it is necessary to position the microslot writer precisely above
the substrate, was enabled by the use of one linear stage on either side of the crossbar.
This allows for both translational control of the position of the microslot writer and
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control of the angle it makes relative to the rotating drum, making it possible to level
the microslot over a sample. One further degree of freedom for the microslot writer
was provided by a curved slot in the writer mount which facilitated a limited amount
of control over the front to back angle of the microslot writer with respect to the
writing surface. This angular adjustment makes it possible to have a small degree of
control over the rate at which solution flows into the end of the microslot writer.
2.4 Expanding Capabilities to Higher Speed
and Solution Throughput
As discussed in Chap. 4.1, the roll coater in its initial configuration easily met the
initial target parameters; however, as previously noted, the roll coater was meant to
be an intermediary between small scale transistor fabrication experiments and roll to
roll processing. One of the requirements for a fabrication technique to be commer-
cially viable in the context of roll-to-roll processing is that it must have the capability
to support high speed operation on the scale of tens of meters per minute. Regardless
of the capability of the existing cylindrical processing surface to reach those speeds,
this high speed regime is likely to be incompatible with the microslot writer employed
under lower speed conditions due to a combination of its small solution capacity and
limited solution flow rate. It is also unclear how well the microslot writer would scale
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to larger substrates given that physically larger microslot writers would naturally
become less practical to operate because of the manual procedure through which so-
lution is loaded into them.
A similar solution processing implement to the microslot writer, which is com-
monly used in both academic and industrial settings, is the slot-die coater. Similarly
to the microslot writer, this device also deposits films through the formation of a
meniscus of the solution at the end of slot fed from an internal reservoir. There are
several key differences between slot-die coaters and microslot writers. While the ge-
ometry of the slot on a microslot writer is fairly fixed, the width and depth of the
slot-die coater can be easily manipulated through the introduction of shims of differ-
ing characteristics. Thicker and thinner shims allow the depth of the slot to change.
The physical features of the shim allow for both wider/narrower slot sizes and the
subdivision of the slot into several smaller slots should that be a desired feature for
the intended application. More importantly, the slot-die head on a slot-die coater is
fed from a pump, which offers a greater amount of control over the rate at which the
slot-die head outputs solution.
Considering these differences, designing a slot-die head to be compatible with the
roll coater was a natural course of action. While optimizing the geometry of a slot-die
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head could probably constitute an entire separate thesis project, the guiding principle
for this initial iteration of a slot-die head was to minimize the internal volume of the
slot-die head. In doing so, this design is more efficient than designs with larger internal
volumes which would require more solution to write a film with similar characteristics.
This slot-die head, shown in Fig. 2.4, was designed with a default slot width of 15 mm
such that it would be compatible with small flexible substrates. Its small physical
dimensions made the design process less strenuous because it was not necessary to
design around the possibility that solution from the input would not reach across the
entire width of the internal reservoir.
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Figure 2.4: A small-width slot-die head designed to be used in conduction with the roll
coater. It is seen here positioned directly above a flexible Kapton substrate.
One of the downsides of a slot-die head is that it requires a pump in order to
supply it with solution. The syringe pump designed to accompany the roll coater
was designed to outlast the initial slot-die head design. Staying consistent with most
syringe pump designs, it uses linear actuators in order to push on syringes at a rate
specified by the user. Although only a single syringe pump is required for the slot-
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die head to function, the syringe pump was built with two independently controllable
syringes. This feature will enable more advanced capabilities in the future, such as the
mixing of two solutions to be deposited with variable proportions or sequential slot-
die heads should it be desired that two solutions be deposited on a substrate in quick
succession. The Raspberry Pi microcomputer used to control the linear actuators
for the syringe pump also provides benefits for the entire roll coater system, as it
allows the syringe pump and the rotation of the roll coater to be controlled from one
computer.
22
Figure 2.5: A dual-syringe pump designed for use with the roll coater in conjunction with
a slot-die head.
2.5 Auxiliary Design Considerations
As will become evident in the next chapter, the only stages of the fabrication proce-
dure which were scaled to be more analogous with roll-to-roll processing were those
directly involving the roll coater; however, it should still be noted that when mov-
ing to larger, mechanically flexible substrates all steps in the fabrication procedure
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must be altered to accommodate for this increase in size. While this can be as minor
as needing to use larger beakers for the substrate cleaning part of the procedure, it
can also introduce significant complications in certain steps of the procedure. This
is particularly true for the thermal evaporation stages used when depositing metal
contacts. To remedy this issue, a mask holder was 3D-printed to use existing shadow
masks with the larger, 50 mm by 70 mm flexible glass samples used with the roll
coater. This mask holder facilitates source-drain contact deposition by holding high
density shadow masks manufactered by Ossila flush to the sample. The mask holder
itself has relatively large cutouts, relying on the intricate details of the shadow masks
to produce satisfactory source-drain contacts. A new gate mask was also required, al-
though the necessary features for this mask are much larger than for the source-drain
masks making it was possible to machine this mask in one piece.
24





3.1 Low Speed Transistor Fabrication
3.1.1 Selected Transistor Structure
When choosing the best transistor structure to use in this project, it was helpful
to consider the objectives the project set out to achieve. The first objective was
to validate the functioning of the roll coater in conditions analogous to those used
with previous rigid glass substrates. Beyond this, the project aimed to move towards
the capabilities typically seen in roll-to-roll processing environments, at least for the
solution processing stages of the procedure. In either case, it was the most logical
to use a transistor that had been shown to be successful when fabricated in previous
experiments. This structure is illustrated in Fig. 3.1.
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Figure 3.1: The structure of OFETs used in this project.
3.1.2 Substrate Preparation
A single 50 mm by 70 mm rectangular glass sample was used for this portion of the
experiment. This sample was composed of proprietary Willow® glass fabricated by
Corning® through a fusion-forming process. It was quite mechanically flexible with a
thickness of 100 µm and featured a non-porous surface conducive to successful transis-
tor fabrication. Beyond these immediate benefits, using Corning® Willow® glass was
a sensible choice for this project. Similarly to the roll coater was a intermediary in the
scaling process towards roll-to-roll processing, Willow® glass samples represented in-
termediaries between smaller, rigid samples previously used and normal size Willow®
glass, which comes in thicknesses of 100 and 200 µm, widths up to 1.3 meters, and
lengths up to 300 meters.
In order to prepare the substrate for the transistor fabrication process, it first had
to be cleaned in order to remove any microscopic contaminants on it. This clean-
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ing process was carried out in an ultrasonic cleaner, which uses ultrasonic vibrations
propagating through a liquid medium in order to clean objects [3]. The sample was
cleaned in the ultrasonic cleaner for a duration of 10 minutes in each of three liquids:
deionized water, acetone, and isopropanol.
3.1.3 Thermal Evaporation of Gold
The next step in fabricating the top-gate bottom-contact OFETs was to deposit the
source and drain contacts. Once cleaned, the sample was loaded into an evaporation
stack with 6 high density source-drain shadow masks from Ossila made from electro-
formed nickel. Two filaments were fashioned from tungsten wire wrapped over itself
thrice to decrease the chance of a filament breaking during the thermal evaporation
process. A short length of gold wire was wrapped around each filament before they
were mounted to an assembly which allowed for current to be passed to them from
the outside of the vacuum chamber.
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Figure 3.2: Mounted gold wire to be evaporated in the deposition of the source-drain contacts.
Both the filaments and the evaporation stack were mounted inside the chamber,
which was subsequently pumped down to approximately 5.0 µTorr. To carry out
the deposition, voltage was applied to external terminals on the vacuum chamber,
inducing current through the filament inside the chamber. The applied voltage was
increased until it reached a maximum of around 3.0 V, corresponding to a maximum
current of 20.5 A. Inside the chamber, the gold evaporated off the filament and through
the shadow mask onto the sample, resulting in the desired source and drain contacts
with a thickness of around 40 nm. While the chamber is opaque, this evaporation
event is evidenced by a decrease in current through the filament to around 14.0 A, as
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the resistance of the filament increases when the gold evaporates off it.
Figure 3.3: Schematic illustration of the gold deposition.
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3.1.4 Source-Drain Contact Treatment
A potentially massive bottleneck in OFET performance is the injection of charge car-
riers into the semiconductor material from the source electrode. In order to mitigate
this effect, a contact treatment was applied to the gold source and drain contacts in
the form of a self-assembled monolayer of 2,3,4,5,6-Pentafluorothiophenol (PFBT).
This material, which can be seen in Fig. 3.1, is attracted to the gold contacts because
of its thiol group as visualized in Fig. 3.4.
Figure 3.4: Molecular packing of PFBT along the normal to the surface (top left) and
along the short axis of the unit cell (bottom left). Overlaid images of PFBT on gold from
simulation (top right) and STM (bottom right). Reproduced from Ref. [4] with permission
from the Royal Society of Chemistry. Copyright (2015).
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Once it has formed a self-assembled monolayer, it creates a surface dipole on the
contacts that alters their work function to better resemble the Fermi energy of the
semiconductor material [4]. Because PFBT forms a self-assembled monolayer, the
procedure used to apply it is rather straightforward. A 10−2 mol l−1 solution of
PFBT was prepared in isopropanol. The sample was then submerged in this solution
for 15 minutes. Following this, the sample was removed from the solution and cleaned
in the ultrasonic cleaner in the solvent used in the previous step. Note that this step
in the process could be improved when using Willow® glass substrates specifically, as
the ultrasonic cleaner tends to damage some of the gold contacts on the sample.
3.1.5 Writing Semiconductor & Dielectric Lay-
ers
The semiconductor and dielectric layers of the transistors were both deposited using
a microslot writer as described in Chapter 2. First, a 1.5 weight% solution of 2,7-
Dioctyl[1]benzothieno[3,2-b][1]benzothiophene (C8-BTBT) was prepared in toluene.
The sample was mounted to the drum of the roll coater using Kapton tape and the
strip heaters on the interior of the drum were utilized to heat the substrate to 60 ◦C.
The C8-BTBT film was written at a speed of 25 mm/s. An image of the resulting
polycrystalline film can be seen in Fig. 3.5.
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Figure 3.5: A schematic view of the roll coater setup used to solution process C8-BTBT
thin films (top). A polarized image of a resulting C8-BTBT film (bottom).
For the dielectric layer, a 1:1 solution of CYTOP 809M and CT-SOLV 100E were
mixed. This solution was also written with the microslot writer, except at room
temperature and 12.5 mm/s. In order to remove solvent in the CYTOP layer, the
sample was then annealed at 60 ◦C for one hour.
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3.1.6 Thermal Evaporation of Aluminum
The final layer in the OFET structure was the aluminum gate electrode. This was
deposited using a shadow mask not unlike those used for the source and drain contacts,
except with much less detailed features. The sample was loaded into the gate mask,
before being placed in a mask holder located inside a bell jar evaporator. After loading
the sample, several short lengths of aluminum wire were bent and hung on a basket
shaped filament located in the bottom of the bell jar, as illustrated in Fig. 3.6.
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Figure 3.6: Basket-shaped filament in bell jar evaporator with aluminum wire loaded.
The bell jar was pumped down to a base pressure around 5.0 µTorr. The aluminum
deposition operated upon similar principles to the gold deposition, so after the bell jar
reached a suitable pressure, voltage was gradually applied to the filament, reaching
a maximum of 90 V. After sufficient time was allowed for the aluminum to fully
vaporize, the filament was slowly turned off and the bell jar was allowed to cool. Once
the sample was removed from the bell jar, the last remaining step was to characterize
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the transistors.
Figure 3.7: Schematic illustration of the aluminum deposition.
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3.1.7 Transistor Characterization
The transistors were measured under ambient conditions using a probe station con-
nected to a Keithley SourceMeter 2636. In these measurements, three probes were
positioned with the help of a microscope such that contact was made with the source,
drain, and gate electrodes on an individual transistor, as shown in Fig. 3.8 below.
Figure 3.8: Probe station setup used to characterize OFETs.
37
For each transistor characterized, the IV and transfer characteristics were mea-
sured using a measurement script on the computer connected to the SourceMeter
2636. To determine the IV characteristics, the gate voltage was first fixed at zero
bias. Next, the current between the source and drain contacts was measured as the
voltage between the source and drain contacts was swept from 0 V to −50 V and
back. Next, this process was repeated for gate biases of −20 V, −40 V, and −60 V
respectively. To measure the transfer characteristics, the voltage between the source
and drain contacts was fixed at −60 V. Then, the current between the source and
drain contacts was measured as the gate voltage was swept from 20 V to −60 V and
back.
An important measure of transistor performance is the charge carrier mobility,
which provides information as to how mobile charge carriers are across the transistor
channel. In order to calculate the mobility, as will be seen in the next chapter, it
is necessary to first calculate the capacitance of the dielectric layer. Thus, it was
necessary to measure the thickness of the dielectric layer. This measurement was
taken with a profilometer, which measures the height profile of the material. By
comparing the height of a film surrounding a scratch made by the user, it possible to
determine the thickness of the film.
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3.2 Speed Testing the Roll Coater
In order to test the limits of the roll coater, first the maximum speed was tested. In
order to do so, the velocity and acceleration were tuned while running the roll coater
over distances of around 200 mm.
3.3 Initial High-speed Transistor Fabri-
cation
The initial experimental procedure used to fabricate transistors at a higher speed for
the solution processing steps was identical to lower speed apart from a few differences.
First, during the application of the PFBT self-assembled monolayer, the solvent used
was ethanol instead of isopropanol. Additionally, the sample was left in the PFBT
solution for 30 minutes instead of 15 minutes in an attempt to get better coverage
of the contacts. More importantly, the deposition of the C8-BTBT and CYTOP
layers with the microslot writer were both sped up to identical speeds of 200 mm/s.
Furthermore, the 1.5 wt% solution of C8-BTBT used previously was replaced with
a saturated solution of C8-BTBT in toluene. Fig. 3.9 below shows an image of the
C8-BTBT film printed at this higher speed. Unfortunately, the only CYTOP that
was available when making these transistors was an incredibly old bottle of CYTOP
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809A and an accompanying bottle of CT-SOLV 180, which is a fact that will certainly
be reflected in the results.
Figure 3.9: A polarized image of a C8-BTBT film written at 200 mm/s.
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3.4 Fabricating a Sample to Compare High-
speed and Low-speed Processing Con-
ditions
Upon receiving new CYTOP, more transistors were fabricated in an attempt to pro-
duce better results. At this point, the experimental procedure was modified to account
for observations from the previous fabrication attempt. To prevent damage to the
electrodes during the PFBT treatment phase of the procedure, the final cleaning step
in the ultrasonic cleaner was replaced by a rinse in ethanol for a few minutes. Follow-
ing this rinse, the sample was blown dry similarly to before and annealed at 60 ◦C for
5 minutes. Optical inspection of previous samples suggested that the saturated solu-
tion of C8-BTBT resulted in quite messy looking thin films, so the concentration of
C8-BTBT was decreased back to the familiar 1.5 wt% as used before. In an attempt
to get a better dielectric layer, a 2:1 ratio of the new CT-SOLV 100E and CYTOP
809M was used in order to obtain a less viscous solution. Furthermore, a speed of
25 mm/s was used when writing the dielectric layer, meaning the only part of the
procedure undergone at 200 mm/s was the solution processing of the C8-BTBT layer.
To ensure that the roll coater had time to accelerate to the full speed of 200 mm/s
before it reached the first set of transistor contacts and decelerate after passing over
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the entire length of the sample, two additional samples were utilized: one before and
one after the actual sample on which the transistors were fabricated. The rear edges
of each piece of flexible glass were position as to overlap with the front edge of the
next sample such that there was a relatively smooth transition from one sample to
the next. A polarized image of the C8-BTBT film written at 200 mm/s utilizing the
lower 1.5 wt% C8-BTBT solution is shown in Fig. 3.10 below.
Figure 3.10: A polarized image of a C8-BTBT film written at 200 mm/s. The solution used
in this case was 1.5 wt% C8-BTBT in toluene.
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A beneficial characteristic of the 50 mm by 70 mm sample size is that it is possible
to test multiple writing conditions on one sample. To better compare transistors made
with C8-BTBT films written at 25 mm/s to those with C8-BTBT films processed at
200 mm/s, the C8-BTBT films on this sample were written at 200 mm/s on only one
side of the sample, while the C8-BTBT film on the other side was deposited at 25
mm/s, similarly to the very first experimental validation of the roll coater. Finally,
an additional set of measurements were taken for each of the transistors fabricated
so they could be better characterized. These measurements were identical to those
previously taken apart from the fact that, during the measurement of the transfer
characteristics, the voltage between the source and drain contacts was held at −5 V
instead of −60 V. The fabrication conditions for all three samples used in this thesis
project are summarized in Table 3.1 below.
Table 3.1: Comparison of Fabrication Conditions For All Samples
Sample Low-Speed High-Speed Comparison
PFBT Solvent Isopropanol Ethanol Ethanol
PFBT Duration 15 minutes 30 Minutes 30 Minutes
PFBT Last Step Ultrasonic Ultrasonic Rinsing/Annealing
C8-BTBT Concentation 1.5 wt% Saturated 1.5 wt%
C8-BTBT Speed 25 mm/s 200 mm/s 25 & 200 mm/s
C8-BTBT Temperature 60 ◦C 60 ◦C 60 ◦C
CYTOP Solution 809M/100E 809A/180 New 809M/100E
CYTOP:CT-SOLV Ratio 1:1 1:1 1:2
CYTOP Speed 12.5 mm/s 200 mm/s 25 mm/s
CYTOP Temperature RT 60 ◦C 60 ◦C




4.1 Flexible Transistors Fabricated at
Low Speeds
Of the initial transistors fabricated on flexible substrates using low speed fabrication
conditions, a cluster of 20 transistors was selected and measured. The IV and transfer
characteristics of one of these transistors are illustrated in Figs. 4.1 and 4.2.
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Figure 4.1: IV characteristics of an OFET fabricated with low-speed solution processing
conditions.
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Figure 4.2: Transfer characteristics of an OFET fabricated with low-speed solution process-
ing conditions.
The performance of the transistors was characterized through the calculation of
the saturation mobility, the regime in which the gate voltage is less than the source-




2L (VG − VT)
2 (4.1)
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Extracting the slope of the linear fit from Fig. 4.2, we can derive the following
expression:




Of the 20 transistors measured 17 transistors were functional, leading to a good
yield of 85%. The average saturation mobility of these transistors was 1.08 cm2V−1s−1.
This is comparable to the average mobility previously reported in an experiment using
similar fabrication techniques with rigid substrates, which was 2.7 cm2V−1s−1 [11].
A troubling characteristic of the transistors fabricated here is that they seem quite
threshold shifted, meaning according to linear fit used to calculate the saturation
mobility the source-drain current goes to zero past zero volts. The average threshold
voltage across the 17 functional transistors measured was 19 V.
4.2 Speed Testing the Roll Coater
Using the methodology laid out in Chapter 3, the maximum speed of the roll coater
was determined to be 210 mm/s. This easily outpaces the maximum speed of 25
mm/s possible on possible on the linear stage previously used to write C8-BTBT
films. In more meaningful units for roll-to-roll processing, 210 mm/s translates to a
speed of 12.6 m/min, which is in the same order of magnitude as required for viable
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roll-to-roll processing.
4.3 Initial High-Speed Processed Flexi-
ble Transistors
The transistors fabricated using higher speeds for the solution processing stages were
also functional, albeit to a lesser extent. The transfer characteristics of one of the
functional transistors measured are shown in Figs. 4.3 and 4.4.
48
Figure 4.3: IV characteristics of an OFET fabricated using high-speed solution processing
conditions. Note this transistor exhibits massive gate leakage.
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Figure 4.4: Transfer characteristics of an OFET fabricated using high-speed solution pro-
cessing conditions.
The yield of these transistors was significantly worse. All 120 transistors were
measured, and out of these only seven transistors functioned as expected, for a yield
of 5.8%. This was due to a few systematic problems arising from the experimental
procedure. Firstly, many sets of source and drain contacts were damaged by the
PFBT contact treatment. More importantly, the dielectric layer provided insufficient
insulation for most of the transistors, causing many to fail during the measurement
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process. This is likely related to the age of the CYTOP but could also be attributed
to the speed at which it was written.
To compare to the previously characterized transistors, the saturation mobility
was calculated for the seven functional transistors. From this, the average mobility
was 0.21 cm2V−1s−1, which is worse than the worst transistor from the sample fabri-
cated at low speeds. The threshold voltage was also worse, with an average of 30 V.
Again, these poor results are likely partially due to the age of the CYTOP used in
the transistor fabrication process.
In order to get a better idea of the stability of the transistors that functioned,
they were measured again seven days later. Upon taking these new measurements,
it was found that the performance of the transistors had increased. The new average
saturation mobility was found to be 0.34 cm2V−1s−1, an increase of 57% when com-
pared to the saturation mobility calculated from measurements taken directly after
the fabrication of the transistors. The threshold voltage of the transistors did not
change appreciably from before, with an average value of 28 V. This result suggests
some anomalous aging effect is present in the transistor devices, which is consistent
with previous findings made regarding C8-BTBT transistor devices.
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4.4 Directly Comparing High-speed and
Low-speed Processing Conditions
The last sample, designed to directly compare transistors with C8-BTBT written at
25 mm/s to those with C8-BTBT written at 200 mm/s, was characterized similarly
to both previous samples. Of the transistors whose C8-BTBT layer was written at
200 mm/s, the yield was 27%, the average saturation mobility was 0.29 cm2V−1s−1,
and the average threshold voltage was 39 V. Compared to this, the transistors whose
C8-BTBT layer was processed at 25 mm/s had a yield of 63%, an average saturation
mobility of 0.68 cm2V−1s−1, and an average threshold voltage of 38 V. The positions
of functional transistors are shown in Fig. 4.5. Fig. 4.6 accompanies Fig. 4.5,
and illustrates the significant variation in the C8-BTBT layer across the sample.
The heatmaps shown in Figs. 4.7 and 4.8 help to better visualize this mobility and
threshold voltage data.
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Figure 4.5: Map of functional and nonfunctional transistors.
Overall, the mobility and yield results from this moderately refined procedure
show marked improvements compared to the initial fabrication attempt at 200 mm/s;
however, the high average threshold voltages are a caveat on these otherwise positive
outcomes as they bring into question the operational stability of the OFETs[15]. The
most likely source of this threshold voltage seems to be from the trapping of charges
at the interface between the C8-BTBT and CYTOP layer. An immediate procedure
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Figure 4.6: Polarized and dark field pictures taken from various points on the sample. Refer
to Fig. 4.5 for the relative positions of the images on the sample. (*) is a picture of an
aluminum gate contact on top of a transistor with no CYTOP layer.
issue in the fabrication of the OFETs used in this project is that it is impossible to
anneal the CYTOP at temperatures above 60 ◦C because doing so has been shown
to damage the C8-BTBT layer of the transistor structure. This is a problem because
the solvent used when writing the CYTOP dielectric layer, CTSOLVE-100E, has a
boiling point of 100 ◦C. Thus, it is impossible to determine whether the solvent has
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been completely removed from the CYTOP layer during the annealing process. If
leftover solvent is present during the measurement of the transistors, it is immensely
probable that this could cause a shift in threshold voltage, as was observed.
55
Figure 4.7: Heatmap showing saturation mobility values of transistors whose C8-BTBT
layer was written at 25 mm/s (left half) and 200 mm/s (right half). Note that 22 transistors
are not illustrated on this figure because their saturation mobilities are too low to register.
This heatmap was generated using Heatmapper [14].
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Figure 4.8: Heatmap showing threshold voltage values of transistors whose C8-BTBT layer
was written at 25 mm/s (left half) and 200 mm/s (right half). Note that 2 transistors are
not illustrated on this figure because their threshold voltages are too low to register. Points
where the heatmap is zero should not be conflated with a threshold voltage of 0 V, which
never occured, but rather with non-functional transistors. This heatmap was generated using
Heatmapper [14].
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4.5 Linear Mobility Calculations
From the second set of measurements taken, in which the source-drain voltage was
held at −5 V during the measurement of the transfer characteristics, the behavior of
the transistors can be characterized in the linear regime (VSD  VG). The IV and
transfer characteristics resulting from one such measurement are shown in Figs. 4.9
and 4.10.
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Figure 4.9: IV characteristics of an OFET fabricated at 25 mm/s.
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Figure 4.10: Linear regime transfer characteristics of an OFET fabricated at 25 mm/s.




(VG − VT)VSD (4.3)
By plotting the source-drain current against the source-drain voltage, and extract-
ing the slope of this plot, the expression for the linear mobility is found to be the
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following:
µ = L · Slope
WCVSD
(4.4)
The average linear mobility for transistors whose C8-BTBT layer was written at
200 mm/s was 0.69 cm2V−1s−1. For the transistors whose C8-BTBT layer was written
at 25 mm/s, the average linear mobility was 2.1 cm2V−1s−1. Similarly to above, the
linear mobility of the transistors is illustrated on the heatmap in Fig. 4.11.
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Figure 4.11: Heatmap linear mobility values of transistors whose C8-BTBT layer was writ-
ten at 25 mm/s (left half) and 200 mm/s (right half). Note that 11 transistors are not
illustrated on this figure because their saturation mobilities are too low to register and one
additional transistor is not shown because it failed at the conclusion of its first measurement.
This heatmap was generated using Heatmapper [14].
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While these linear mobility results are impressive, they add another caveat to the
overall quality of the results. In an ideal OFET, the linear mobility should be similar
to the saturation mobility. In this case, the linear mobility are considerably higher
than the saturation mobility. This further supports the notion that contact effects
are impacting the behavior of these OFETs. As mentioned previously, issues with the




In this project, a small-scale roll coater was design and constructed with the pur-
pose of helping upscale organic electronics fabrication with full roll-to-roll processing
being the eventual target. Using this roll coater, flexible OFETs were fabricated us-
ing familiar processing conditions. Upon characterizing these transistors, they were
found to perform respectably well. Next, the roll coater was used to speed up the
solution processing steps in the transistor fabrication process to more closely resem-
ble the conditions found in roll-to-roll processing. This experimental procedure also
led to functioning OFETs, albeit with inferior yield. Upon fabricating a sample that
allowed the most direct comparison of OFET performance between lower-speed (25
mm/s) solution processed C8-BTBT and higher-speed solution processed C8-BTBT
(200 mm/s), it was found that the transistors that were processed under higher speed
conditions generally performed worse; however, there were general performance is-
sues present under either set of processing conditions. These issues might not be
particularly straightforward to fix; however, this is an important undertaking consid-
ering that success would result in higher quality transistors regardless of the specifics
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of their fabrication. Overall, this project established a powerful piece of equipment
for solution processing organic electronics that will continue to advance the ongoing




In many ways, this project represents an initial step in the process of scaling organic
electronic fabrication processes. This section will serve to outline a few areas of
particular interest for continued research. Many of these directions require the design
and implementation of new equipment, albeit to varying degrees.
One possible avenue to increase device performance is by introducing blended
semiconductor-polymer solution, such as a blend of C8-BTBT and polystyrene [12].
In order to effectively maximize the performance of such a blend, it is necessary to
find the ideal proportions of each material. Traditionally, this is an incredibly time-
consuming process because individual solutions need to be made for each combination
of proportions. It is made more attainable through the use of the dual syringe pump,
which has the capability to change the pumping rate of either syringe in real time.
Utilizing a long substrate in combination with a slot-die coater, it would be possible
to continually vary the proportions of C8-BTBT and polystyrene across the length
of the sample to deduce the ideal proportions more easily. Similarly to studying
the optimal proportions of blended solutions, the viscosity of solutions deserves more
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attention. Especially when considering the implications of scaling solution processing
techniques, it is important to ensure that the physical characteristics of the solutions
used are well aligned with the techniques used to process them.
As mentioned in Chapter 4, an area of concern with the particular top-gate
bottom-contact transistor structure used in this project is that it is impossible to
anneal the gate dielectric at the proper temperature because the C8-BTBT layer is
damaged at temperatures in excess of 60 ◦C. This raises the concern that it is possible
not all the solvent used when solution processing the dielectric layer is removed in the
annealing step, which would adversely impact device performance. Thermal anneal-
ing also presents issues in roll-to-roll processing scenarios because it takes too much
time when done at reasonable temperatures. A solution sometimes found in those
instances is the use of UV curing, which eliminates the need for high temperatures
[10]. This should be explored as an option for C8-BTBT transistors using CYTOP
or some reasonable alternative as their gate dielectric.
The most time-consuming stages of the procedure used in this process, longer even
than the annealing step, are the thermal evaporations conducted to deposit source,
drain, and gate electrodes. A great deal of literature exists on the topics of metal
nanowires and nanoparticles, both of which can be solution processed. This is an
area that should be investigated further, as it could potentially offer incredible time
savings.
Another issue in the experimental procedure is that it is hard to consistently
produce dielectric layers that cover the entirety of the sample when using longer
samples, which frequently renders considerable numbers of transistors nonfunctional
because they are missing one of their layers. While this issue is diminished through
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the use of a less viscous solution, instability in the meniscus between the microslot
writer and the sample is still a frequent occurrence when writing CYTOP films.
It can also be resolved by running the microslot writer over the sample multiple
times, but this often results in thicker dielectric layers than desired, which reduces
device performance. In future experiments, the slot-die coater should be tried for this
stage of the transistor fabrication process. It seems likely that the greater solution
throughput enabled by the design of the slot-die head could prevent this meniscus
instability. A further benefit to using the dielectric layer is that a meniscus guide
could be implemented to prevent the dielectric material from being written on top of
the contact pads connected to the source and drain electrodes. This change would
make it significantly easier to probe the transistors and reduce the probability that
a transistor be ruled non-functional simply because it is impossible to make good
electrical contact with it.
Finally, an area of interest is the downscaling of further technology used at a
roll-to-roll processing scale for evaluation on a small scale. One deficiency that has
been found with the microslot writer is that it is somewhat difficult to produce thin
dielectric layers, perhaps due to the viscosity of the solutions. A method that is
successfully implemented in the literature to produce consistent, thin dielectric layers
is gravure printing [13]. While gravure printing is typically only used on a larger
scale, a potential implementation of a small-scale gravure printer is illustrated in Fig.
6.1.
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Figure 6.1: Schematic view of a small-scale gravure printer as it would be used with the roll
coater to deposit dielectric materials.
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